ChenboLin
01Tentang02Karya03Eksperimen04Catatan
HUBUNGI SAYA
Kembali ke proyek engineeringBaca dalam bahasa Inggris
DESAIN PCB5 min read

Perutean kepadatan tinggi dan faktor bentuk fleksibel.

Magang desain perangkat keras yang berfokus pada perencanaan stack-up, perutean HDI, dan pengelolaan kendala fisik yang kompleks dalam ruang yang miniatur.

Diterbitkan
2026-08-18
Diperbarui
2026-08-18

Ruang lingkup proyek

MUSIM PANAS 2025 / LABORATORIUM PERANGKAT KERAS

Hardware design internship

Design focus
Multilayer PCB and miniature flexible layouts
Interconnect
HDI routing with blind and buried vias
Primary constraints
Footprint, routing density, signal paths and heat
Bagian teknis panjang saat ini tersedia dalam bahasa Inggris dan Mandarin. Navigasi, metadata, dan ringkasan proyek telah dilokalkan ke bahasa ini.

Topik

Tingkat keberhasilan tinggiBlind / buried vias HDILayout fleksibel miniatur
01

The engineering problem

Miniature boards compress electrical, mechanical and manufacturing constraints into the same small area. Routing density cannot be considered separately from layer structure, return paths, component placement, thermal flow and the behaviour of flexible regions.

The internship focused on planning that system before detailed routing, so the stack-up and interconnect strategy supported the physical form rather than fighting it later.

02

What the work covered

The public scope includes multilayer stack-up planning, rules-driven HDI routing, blind and buried via use, miniature flexible PCB layout and thermal management decisions.

The central task was to keep these decisions connected. A via choice changes manufacturability and available routing channels; a flex transition changes mechanical and copper constraints; a thermal path can compete with signal or placement priorities.

03

How I frame the design decisions

I start by mapping the interfaces and the constraints that cannot move, then separate them from preferences that can be traded. Stack-up, reference planes and critical routes need to be coherent before local routing density is optimised.

Review is most useful when it tests the reasoning behind the layout: whether return paths remain credible, whether flex and rigid regions are treated differently, and whether thermal and assembly considerations are visible rather than deferred.

04

What this project taught me

Miniaturisation is not simply the same circuit drawn smaller. It changes which physical effects dominate and makes communication between electrical, mechanical and manufacturing decisions more important.

The lasting lesson is to treat layout as systems engineering. Geometry is the final expression of many earlier decisions, not a substitute for making them explicitly.

Batas bukti publik

This public summary does not disclose board files, dimensions, client or institute identity, manufacturing yield figures, or confidential electrical specifications.

Halaman ini memuat ruang lingkup dan penalaran engineering yang dapat ditinjau; bukti proyek ditambahkan saat siap dibagikan.

Lihat semua proyek engineering
Chenbo Lin
© 2026 Chenbo Lin. Hak cipta dilindungi undang-undang.