ChenboLin
01Chi sono02Progetti03Laboratori04Appunti
CONTATTI
Torna ai progetti di ingegneriaLeggi in inglese
PROGETTAZIONE PCB5 min read

Sbroglio ad alta densità e form factor flessibili.

Un tirocinio in ambito hardware incentrato sulla pianificazione dello stack-up, sul routing HDI e sulla gestione di complessi vincoli fisici in spazi miniaturizzati.

Pubblicato
2026-08-18
Aggiornato
2026-08-18

Perimetro del progetto

ESTATE 2025 / LABORATORIO HARDWARE

Hardware design internship

Design focus
Multilayer PCB and miniature flexible layouts
Interconnect
HDI routing with blind and buried vias
Primary constraints
Footprint, routing density, signal paths and heat
Le sezioni tecniche estese sono attualmente pubblicate in inglese e cinese. Navigazione, metadati e sintesi del progetto sono localizzati in questa lingua.

Temi

Elevato rendimento (High yield)Vias ciechi / interrati HDILayout flessibile miniaturizzato
01

The engineering problem

Miniature boards compress electrical, mechanical and manufacturing constraints into the same small area. Routing density cannot be considered separately from layer structure, return paths, component placement, thermal flow and the behaviour of flexible regions.

The internship focused on planning that system before detailed routing, so the stack-up and interconnect strategy supported the physical form rather than fighting it later.

02

What the work covered

The public scope includes multilayer stack-up planning, rules-driven HDI routing, blind and buried via use, miniature flexible PCB layout and thermal management decisions.

The central task was to keep these decisions connected. A via choice changes manufacturability and available routing channels; a flex transition changes mechanical and copper constraints; a thermal path can compete with signal or placement priorities.

03

How I frame the design decisions

I start by mapping the interfaces and the constraints that cannot move, then separate them from preferences that can be traded. Stack-up, reference planes and critical routes need to be coherent before local routing density is optimised.

Review is most useful when it tests the reasoning behind the layout: whether return paths remain credible, whether flex and rigid regions are treated differently, and whether thermal and assembly considerations are visible rather than deferred.

04

What this project taught me

Miniaturisation is not simply the same circuit drawn smaller. It changes which physical effects dominate and makes communication between electrical, mechanical and manufacturing decisions more important.

The lasting lesson is to treat layout as systems engineering. Geometry is the final expression of many earlier decisions, not a substitute for making them explicitly.

Confine dell'evidenza pubblica

This public summary does not disclose board files, dimensions, client or institute identity, manufacturing yield figures, or confidential electrical specifications.

Queste pagine pubblicano un perimetro ingegneristico e un ragionamento verificabili; le prove di progetto vengono aggiunte quando sono pronte per essere condivise.

Vedi tutti i progetti di ingegneria
Chenbo Lin
© 2026 Chenbo Lin. Tutti i diritti riservati.