ChenboLin
01自己紹介02プロジェクト03研究・実験04ノート
お問い合わせ
エンジニアリングプロジェクトに戻る英語で読む
PCB設計5 min read

高密度ルーティングと柔軟なフォームファクタ。

層構成のプランニング、HDIルーティング、微小フットプリントにおける複雑な物理的制約の管理に焦点を当てた、ハードウェア設計のインターンシップ。

公開
2026-08-18
更新
2026-08-18

プロジェクトの範囲

2025年夏 / ハードウェアラボ

Hardware design internship

Design focus
Multilayer PCB and miniature flexible layouts
Interconnect
HDI routing with blind and buried vias
Primary constraints
Footprint, routing density, signal paths and heat
長い技術本文は現在、英語と中国語で公開しています。この言語ではナビゲーション、メタデータ、プロジェクト概要をローカライズしています。

トピック

高い歩留まり率の実現HDI ブラインド/ベリードビア微小フレキシブル基板レイアウト
01

The engineering problem

Miniature boards compress electrical, mechanical and manufacturing constraints into the same small area. Routing density cannot be considered separately from layer structure, return paths, component placement, thermal flow and the behaviour of flexible regions.

The internship focused on planning that system before detailed routing, so the stack-up and interconnect strategy supported the physical form rather than fighting it later.

02

What the work covered

The public scope includes multilayer stack-up planning, rules-driven HDI routing, blind and buried via use, miniature flexible PCB layout and thermal management decisions.

The central task was to keep these decisions connected. A via choice changes manufacturability and available routing channels; a flex transition changes mechanical and copper constraints; a thermal path can compete with signal or placement priorities.

03

How I frame the design decisions

I start by mapping the interfaces and the constraints that cannot move, then separate them from preferences that can be traded. Stack-up, reference planes and critical routes need to be coherent before local routing density is optimised.

Review is most useful when it tests the reasoning behind the layout: whether return paths remain credible, whether flex and rigid regions are treated differently, and whether thermal and assembly considerations are visible rather than deferred.

04

What this project taught me

Miniaturisation is not simply the same circuit drawn smaller. It changes which physical effects dominate and makes communication between electrical, mechanical and manufacturing decisions more important.

The lasting lesson is to treat layout as systems engineering. Geometry is the final expression of many earlier decisions, not a substitute for making them explicitly.

公開証拠の境界

This public summary does not disclose board files, dimensions, client or institute identity, manufacturing yield figures, or confidential electrical specifications.

ここでは検証可能なエンジニアリングの範囲と考察を公開しています。共有できる状態になった段階でプロジェクトの証拠を追加します。

すべてのエンジニアリングプロジェクトを見る
Chenbo Lin
© 2026 Chenbo Lin. All rights reserved.