ChenboLin
01Über mich02Arbeiten03Labore04Notizen
KONTAKT
Zurück zu den Engineering-ProjektenAuf Englisch lesen
PCB-DESIGN5 min read

High-Density-Routing und flexible Formfaktoren.

Ein Hardware-Design-Praktikum mit den Schwerpunkten Lagenaufbau, HDI-Routing und der Bewältigung komplexer physikalischer Einschränkungen auf kleinstem Raum.

Veröffentlicht
2026-08-18
Aktualisiert
2026-08-18

Projektumfang

SOMMER 2025 / HARDWARE-LABOR

Hardware design internship

Design focus
Multilayer PCB and miniature flexible layouts
Interconnect
HDI routing with blind and buried vias
Primary constraints
Footprint, routing density, signal paths and heat
Die längeren technischen Abschnitte sind derzeit auf Englisch und Chinesisch verfügbar. Navigation, Metadaten und Projektzusammenfassung sind in dieser Sprache lokalisiert.

Themen

Hohe AusbeuteHDI Blind / Buried ViasMiniaturisiertes Flex-Layout
01

The engineering problem

Miniature boards compress electrical, mechanical and manufacturing constraints into the same small area. Routing density cannot be considered separately from layer structure, return paths, component placement, thermal flow and the behaviour of flexible regions.

The internship focused on planning that system before detailed routing, so the stack-up and interconnect strategy supported the physical form rather than fighting it later.

02

What the work covered

The public scope includes multilayer stack-up planning, rules-driven HDI routing, blind and buried via use, miniature flexible PCB layout and thermal management decisions.

The central task was to keep these decisions connected. A via choice changes manufacturability and available routing channels; a flex transition changes mechanical and copper constraints; a thermal path can compete with signal or placement priorities.

03

How I frame the design decisions

I start by mapping the interfaces and the constraints that cannot move, then separate them from preferences that can be traded. Stack-up, reference planes and critical routes need to be coherent before local routing density is optimised.

Review is most useful when it tests the reasoning behind the layout: whether return paths remain credible, whether flex and rigid regions are treated differently, and whether thermal and assembly considerations are visible rather than deferred.

04

What this project taught me

Miniaturisation is not simply the same circuit drawn smaller. It changes which physical effects dominate and makes communication between electrical, mechanical and manufacturing decisions more important.

The lasting lesson is to treat layout as systems engineering. Geometry is the final expression of many earlier decisions, not a substitute for making them explicitly.

Öffentliche Evidenzgrenze

This public summary does not disclose board files, dimensions, client or institute identity, manufacturing yield figures, or confidential electrical specifications.

Diese Seiten veröffentlichen überprüfbaren Engineering-Umfang und nachvollziehbare Überlegungen; Projektnachweise werden ergänzt, sobald sie teilbar sind.

Alle Engineering-Projekte ansehen
Chenbo Lin
© 2026 Chenbo Lin. Alle Rechte vorbehalten.